

Office. As the three-month shortened statutory period for reply is due September 21, 2005, Applicant respectfully requests that this Response be considered timely filed.

AMENDMENTS

In the Claims

Please cancel claims 10 and 24-27 without prejudice to file same in a continuation, divisional, continuation-in-part and/or co-pending patent application. Please amend the claims as indicated below.

Applicant respectfully submits that no amendments have been made to the pending claims for the purpose of overcoming any prior art rejections that may restrict the literal scope of the claims or equivalents thereof.

PENDING CLAIMS AND STATUS THEREOF

1. **(currently amended):** An information handling system having a multi-host virtual bridge input-output switch, said system comprising:

a plurality of server modules, each of said plurality of server modules having at least one central processing unit (CPU), memory and at least one server input-output (I/O) port;

a plurality of input-output (I/O) modules, each of said plurality of input-output modules having a module I/O port; and

at least one input-output (I/O) switch **comprising:**

a plurality of input buffers;

a plurality of output buffers;

a plurality of multiplexers, wherein said plurality of input buffers and said plurality of output buffers are coupled to said plurality of multiplexers;

and

control logic for controlling said plurality of multiplexers, wherein said plurality of multiplexers determine which ones of said plurality of input buffers are coupled to which ones of said plurality of output buffers;

[[,]] said at least one I/O switch coupled to each of the at least one server I/O ports and to each of the module I/O ports, wherein said at least one I/O switch couples selected ones of the at least one server I/O ports to selected ones of the module I/O ports.

2. **(original):** The information handling system according to claim 1, further comprising a bridge for coupling the CPU to the memory and to the at least one server I/O port.

3. (original): The information handling system according to claim 1, further comprising at least one native input-output (I/O) device in at least one of said plurality of server modules.

4. (original): The information handling system according to claim 3, wherein the at least one native I/O device is selected from the group consisting of USB, serial, keyboard, video and mouse.

5. (original): The information handling system according to claim 1, further comprising an Ethernet controller in at least one of said plurality of server modules.

6. (original): The information handling system according to claim 1, wherein the at least one server I/O port is a serial port.

7. (original): The information handling system according to claim 1, wherein the module I/O port is a serial port.

8. (original): The information handling system according to claim 1, wherein the at least one server I/O port is a serial PCI I/O port.

9. (original): The information handling system according to claim 1, wherein the module I/O port is a serial PCI I/O port.

Claim 10 (canceled)

11. **(currently amended):** The information handling system according to claim **[[10]] 1**, wherein a one of said input buffers and a one of said output buffers are coupled to each server I/O port and each module I/O port.

12. **(currently amended):** The information handling system according to claim [[10]] 1, further comprising a mapping table coupled to said control logic, said mapping table storing which ones of said plurality of input buffers are coupled to which ones of said plurality of output buffers.

13. (original): The information handling system according to claim 12, further comprising initialization logic for initializing said control logic and said mapping table.

14. (original): The information handling system according to claim 13, wherein said initialization logic is external from said at least one I/O switch.

15. (original): The information handling system according to claim 14, wherein said initialization logic is coupled to said control logic with a low pin count interface.

16. (original): The information handling system according to claim 15, wherein the low pin count interface is selected from the group consisting of I²C and JTAG.

17. (original): The information handling system according to claim 1, wherein said at least one I/O switch is accessed through a user interface.

18. (original allowed): An input-output (I/O) switch for an information handling system, comprising:

a plurality of server I/O ports, each of said plurality of server I/O ports having an input buffer and an output buffer;

a plurality of module I/O ports, each of said plurality of module I/O ports having an input buffer and an output buffer;

a plurality of multiplexers, wherein the input buffers and the output buffers are coupled to said plurality of multiplexers; and

control logic for controlling said plurality of multiplexers, wherein said plurality of multiplexers determine which of the input buffers are coupled to which of the output buffers.

19. (original allowed): The I/O switch according to claim 18, further comprising a mapping table coupled to said control logic, said mapping table storing which of the input buffers are coupled to which of the output buffers.

20. (original allowed): The I/O switch according to claim 18, wherein the server I/O port is a serial I/O port.

21. (original allowed): The I/O switch according to claim 18, wherein the server I/O port is a serial PCI I/O port.

22. (original allowed): The I/O switch according to claim 18, wherein the module I/O port is a serial I/O port.

23. (original allowed): The I/O switch according to claim 18, wherein the module I/O port is a serial PCI I/O port.

Claims 24-27 (canceled)